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ABSTRACT 
The inclusion of a few additional diodes and passive elements in the high-frequency full-bridge ac–dc converter 
with  galvanic  isolation  permits  one  to  achieve  sinusoidal  input-current  wave  shaping  and  output-voltage 
regulation simultaneously without adding any auxiliary transistors. Recently, this procedure, together with an 
appropriate control process, has been used to obtain low-cost high-efficiency single-stage converters. In an 
attempt to improve the performance of such converters, this paper introduces three new single-stage full-bridge 
ac–dc topologies with some optimized characteristics and compares them with the ones of the existing full-
bridge  single-stage  topologies.  The  approach  used  consists  in  the  definition  of  the  operating  principles 
identifying the boost function for each topology, their operating limits, and the dependence between the two 
involved conversion processes. Experimental results for each topology were obtained in 500-W modular voltage 
disturbances that result from the input-current wave-shaping process. 
Index Terms: Full-bridge converters, input-current shaping, low-distortion input current, single-stage power-
factor correctors. 
 
I.  INTRODUCTION 
In modern switch mode power supplies (SMPSs) 
with  galvanic  isolation,  the  capacity  to  perform 
power  factor  correction  (PFC)  is  a  frequent 
characteristic, in compliance with the standard IEC-
1000-3-2.  This  requirement  is  normally  achieved 
with an additional input converter, typically a bridge 
rectifier,  followed  by  a  boost  converter  .For  high 
power levels, the association of this input converter 
with the full-bridge isolated dc–dc converter results 
in  a  two  stages  converter  with  the  inherent 
characteristics such as high cost and the necessity of 
having very high efficiency in each stage.  
Recently,  new  PFC  bridgeless  promising 
solutions, mainly intent to replace the input rectifier 
and  the  boost  converter,  have  emerged.  These 
techniques are permitted to obtain good input current 
wave  shaping  with  lower  harmonic  distortion  and 
efficiency higher than the ones presented. However, 
to perform also high-frequency isolation and output  
dc voltage regulation, these topologies still need the 
presence  of  another  converter  (an  isolated  dc–dc 
converter). Thus, the overall system will result in a 
high-cost  two-stage  converter,  gaining  only  an 
increase in the efficiency, when compared with the 
topologies  resented.  Consequently,  these  topologies 
are  not  suited  for  the  application  focused  in  this 
paper, which is based in one-stage converter. 
Considering the constant interest of the industry 
in reducing the cost and the increase of efficiency of 
the  SMPS,  while  maintaining  the  PFC  function, 
several topologies of isolated ac/dc single-stage  
 
SMPS have been proposed, based on the forward and 
fly  back  dc–dc  converters  for  low-power 
applications.  However,  in  the  case  of  high-power 
applications,  the  voltage  and  current  ratings  of  the 
power  transistor  and  diodes  increase  considerably, 
thereby  rising  the  cost  of  these  solutions  to  values 
that can be even higher than those observed in the 
two-stage topologies. In view of the power limitation 
of these topologies, single-stage isolated full-bridge 
topologies  with  PFC  function  have  been  proposed 
recently.    
These topologies can perform input current wave 
shaping and output voltage control, simultaneously, 
without  using  any  additional  transistors.  However, 
these  topologies  are  not  optimized  in  terms  of 
additional components and current distribution in the 
bridge  transistors.  For  example,  in  the  topologies 
presented,  only  two  parallel  input  boost  converters 
are  provided  using  the  low-side  transistors,  which 
leads  to  asymmetrical      current  distribution  in  the 
bridge transistors causing, in these transistors, a high 
current stress. An input bridge rectifier is also needed 
for  these  topologies.  For  the  topologies  proposed, 
only one input inductor is used, but this inductor and 
the  two  low-side  transistors  have  to  support  the 
maximum  input  current.  On  the  other  hand,  the 
topology presented uses two inductors for half of the 
maximum input current, which means that, each low-
side boost transistor needs only to support half of the 
maximum input current, thereby reducing the current 
stress in these transistors. However, the topology uses 
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six  additional  diodes,  thus  increasing  the  cost  and 
reducing the efficiency. 
In an attempt to solve the referred problems, this 
project presents an optimized and improved single-
stage  full-bridge  ac/dc  converter,  where  the  input 
bridge rectifier was replaced by two rectifier diodes. 
This  fact  obviously  allows,  by  itself,  a  slight 
improvement in the converter efficiency. In addition, 
it also guarantees the improvement of the converter 
by performing four input boosts, to accomplish the 
PFC function, instead of two as it is common in other 
existing  topologies.  This  way,  the  operation  of  the 
proposed topology will result symmetric, with all the 
inherent advantages in terms of current and voltage 
switches’  stress reduction.  Full analysis and design 
criteria are completely described in this project. 
 
Fig.1. High-efficiency full-bridge single 
                             stage topology 
 
 
Fig.2. Four boost converters provided by the 
topology. (a) low-side transistors and (b) high-side 
transistors. 
 
The diverse existing topologies are compared in 
terms  of  efficiency,  input- current  total 
harmonic distortion (THD), and  output-voltage 
ripple.  To  achieve  an  accurate  comparison,  the 
specifications in terms of power and output and input 
voltages were the same in all the topologies, with an 
exception for topology I, as shown in Fig. 1 (which 
was experimented for half of the input voltage due to 
limitations  inherent  to  this  topology).  The  output-
voltage  and  input-current  controllers  were  also 
common for all topologies. 
 
II.  OPERATING PRINCIPLES AND 
TOPOLOGY ANALYSIS 
Two  auxiliary  diodes  DB1  and  DB2  are  used 
instead  to  guarantee  the  operation  of  the  boost 
converters  provided.  The  topology  provides  four 
boost converters: two boosts realized by the low-side 
transistors (T1 and T2) when vI > 0 and another two 
provided  by  the  high-side  transistors  (T3  and  T4) 
when vI < 0 
Fig.3: Transformer primary voltage Vp rectified 
 
The control of the input current is achieved by 
the same way as in topology I, i.e., by the selection of 
the states S00 or S11 during the time intervals where 
vP = 0. Fig. 2 shows the most relevant waveforms 
that allow the identification of the two duty ratios DI 
and  DO.  The  evolution  of  the  current  in  the  input 
inductance  L  is  also  presented.  In  this  figure,  the 
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particular case when vI < 0 was considered. For the 
present  topology,  the  input-current  switching 
frequency is FS. 
As what occurs in topology I, the adoption between 
the  two  states  S00  or  S11  results  in  a  discrete 
variation of the input-duty ratio 
DImin = DO/ 2                                                           (1) 
DImed=0.5                                                                  (2) 
DImax =1 –DO/ 2                                                       (3) 
The  maximum  control  angle  αmax  is  the  first 
parameter  to  be  defined.  Considering  the  adopted 
value  for  αmax,  the  maximum  output  duty  ratio  is 
defined according to the restriction. 
The  value  of  voltage  VCF  is  then  established, 
considering the defined values of DO and αmax . For 
topologies II–VI, the adoption of the DO and VCF 
values results in a new value of αmax 
αmax = sin−1 (VCF/ VImin · DO/ 2 )                      (4) 
Considering the operation in CCM of the output 
filter, the output duty ratio is constant. Therefore, the 
minimum input duty ratio DImin imposes a minimum 
input power PImin(CCM). Neglecting the converter 
losses, this minimum input power must be absorbed 
by  the  load  to  guarantee  the  VCF  voltage  control. 
This  problem  can  be  surpassed,  considering  the 
operation of the output filter in DCM which reduces 
DO  and  DImin  with  low  loads  and  consequently 
decreases  the  minimum  input  power.  To  avoid  the 
situation wherein the output filter operates in DCM 
for  large  loads,  the  input  inductances  of  the 
topologies are designed considering a minimum input 
power  at  which  the  output  filter  operates  in  CCM. 
The  minimum  input  power  is  obtained  by  excess, 
considering  that  the  boost  converters  generate  a 
sinusoidal input current that has an amplitude equal 
to the maximum value expressed by (11)–(14) [the 
worst case was considered: VI = VImax and VCF = 
VCFmin defined from condition] 
The  design  of  the  capacitor  CF  is  obtained 
according  to  the  capacitor  voltage  ripple  ΔVCF, 
which is normally < 5%, considering the maximum 
output  power  and  the  expected  efficiency  η  to 
guarantee  the  VCF  control,  it  is  necessary  that  the 
output  power  boundary  POB  will  be  greater  than 
PImin(CCM) ·   
 
Fig.4: VCF min as function of DO for an Input 
voltage Vrms=250v 
III. MINIMUM INPUT POWER 
Considering the operation in CCM of the output 
filter, the output duty ratio is constant. Therefore, the 
minimum input duty ratio DImin imposes a minimum 
input power PImin(CCM). 
Neglecting  the  converter  losses,  this  minimum 
input  power  must  be  absorbed  by  the  load  to 
guarantee the VCF voltage control. This problem can 
be surpassed, considering the operation of the output 
filter in DCM which reduces DO and DImin with low 
loads and consequently decreases the minimum input 
power.  To  avoid  the  situation  wherein  the  output 
filter  operates  in  DCM  for  large  loads,  the  input 
inductances  of  the  topologies  are  designed 
considering  a  minimum  input  power  at  which  the 
output filter operates in CCM. The minimum input 
power  is  obtained  by  excess,  considering  that  the 
boost converters generate a sinusoidal input current 
that has an amplitude equal to the maximum value 
expressed by (11)–(14). 
 
Fig.5:Constant operation of two low side boosts 
with DI=DImin (a).Gate signals of T1, T2 and 
inductor currents (b) Equivalent circuit used to 
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For the input-current control, a hysteretic comparator 
is  used  to  compare  the  reference  current  with  the 
input current iI and select the appropriate state S00 or 
S11 during the intervals where vP = 0to achieve the 
sinusoidal input-current wave shaping. A 
low-cost analog multiplier, namely, AD633, is used 
to define the current reference which is proportional 
to  the  integration  of  the  error  in  the  VCF  voltage 
capacitor. For the output-voltage regulator, a voltage-
mode modulator is used. An additional logic circuit 
generates  the  gate  signals.    In  the  experimental 
results, a hysteretic current of 0.3 A was considered. 
A linear resistive sensor and a differential amplifier 
can also be used, replacing the Hall effect sensor. 
 
IV. SIMULATION RESULTS 
 
Fig.6: Conventional two stage topology 
 
 
Fig.7: input voltage and currents 
 
 
Fig.8: THD for the conventional topology 
 
 
 
 
Fig.9: Proposed single stage topology 
 
 
Fig.10: input voltage and currents 
 
 
Fig.11: THD for the proposed topology 
         
V.  CONCLUSION 
In  this  Work,  The  simulink/Matlab  based 
Conventional  and  Proposed  circuits  has  been 
Developed  and  described  a  comparison  of  existing  
Conventional  single  stage  full-bridge  converter  and 
introducing  proposed  single  stage  full-bridge 
converter  to  improve  some  drawbacks  of  existing 
ones.  The  most  important  characteristics  were 
identified  and  compared.  According  to  the 
comparison  analysis  Obtained,  it  is  possible  to 
conclude that, the number of stages in the existing 
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components(Boost converters, induction coils, etc..,) 
was eliminated.The Device rating Was More Utilised 
By the Proposed Circuit. 
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